2507/302 MICROCONTROLLER TECHNOLOGY Oct./Nov. 2017 Time: 3 hours



## THE KENYA NATIONAL EXAMINATIONS COUNCIL

## DIPLOMA IN AERONAUTICAL ENGINEERING (AVIONICS OPTION) MODULE III

MICROCONTROLLER TECHNOLOGY

3 hours

## INSTRUCTIONS TO CANDIDATES

You should have the following for this examination:

Answer booklet:

Non-programmable scientific calculator;

8051 Instruction set.

Answer any FIVE of the EIGHT questions in the answer booklet provided.

All questions carry equal marks.

Maximum marks for each part of a question are as indicated.

Candidates should answer the questions in English.

This paper consists of 6 printed pages.

Candidates should check the question paper to ascertain that all the pages are printed as indicated and that no questions are missing.

1.	(a)	(i) State <b>four</b> advantages of a microcontroller over a microprocessor system. (4 mar	rks)
		(ii) Distinguish between Vonneumann and Harvard computer architectures.  (4 mai	rks)
	(b)	Draw a block diagram of a microcontroller and explain the process of start-up.  (8 mail	rks)
	(c)	Convert the following into decimal:	
		(i) (1.011) <sub>2</sub> (2.14)	
		(ii) (3.14) <sub>8</sub> . (4 mar	rks)
2.	(a)	State <b>two</b> benefits of using programmable logic controller systems. (2 mai	rks)
	(b)	With the aid of a block diagram, explain the functions of the various parts of a PLC system. (10 mar	rks)
	(c)	A signal lamp is to be switched ON if a pump is running and the pressure is satisfactor or if the lamp test switch is closed.	ory,
		(i) Design a ladder logic diagram to represent the above condition.	
		(ii) Write a program list to realize c (i). (8 mar	rks)
3.↓	(a)	Explain the functions of the following 8051 flags:-	
		(i) carry (c);	
		(ii) overflow (0 V). (4 mai	rks)
	(b)	An 8051 is operating off a 12 MHz crystal.	
		(i) For a time delay of 1 msec, determine the value of the 16-bit timer register.	
		(ii) Write an assembly language subroutine to generate the delay of 1 msec. (10 mar	rks)
	(c)	(i) Differentiate between MNEMONIC and OPERAND.	
		(ii) Explain the following instructions:	
		(I) INC R <sub>1</sub> ; (II) LJMP LAB5.	
2507/	302	(6 mar	ks)
	ov. 2017		

Differentiate the operational aspects of the T<sub>CON</sub> and T<sub>MOD</sub> timer special function (a) registers. (4 marks) Explain the mode 1 operation of the 8051 microcontroller internal timer registers. (b) (7 marks) Phase error occurs while reading the contents of Timer Registers. Explain how (i) (c) this can be avoided in an 8051 microcontroller based system. (4 marks) (ii) Write an 8051 assembly language program to read the contents of timer registers TL<sub>1</sub>/TH<sub>1</sub> into Registers R<sub>2</sub>/R<sub>7</sub>. (5 marks) 5. Define an 'interrupt' with respect to microcontrollers. (a) (i) (ii) State three interrupt types in microcontrollers. (4 marks) Draw the structure of the 8051 Interrupt Enable Special Function Register (SFR) and (b) state the function of each bit. (8 marks) With the aid of a flow chart, explain the sequence of events that occur when an interrupt (c) is detected by the 8051 microcontroller. (8 marks) (a) Describe the following devices as applied to microcontrollers: (i) relays; (ii) opto-isolators. (4 marks) A simple burglar alarm system has 4-Zone Inputs connected to Port 3 of 8051 I/O ports. (b) If any one of these inputs is activated a buzzer will sound for 5 minutes and the corresponding zone LED or LEDs will be activated. The LEDs and the buzzer are connected to port 1. (i) Draw a block schematic diagram for the system. (5 marks) Write an 8051 assembly language program to implement the required (ii) functionality for the system described in b (i). Assume 2.5 minutes delay subroutine, PRO-DELAY-SUB; is available. (7 marks) A linear variable differential transformer is interfaced with a microcontroller to produce (c) an rms output voltage 1 volt for a displacement of  $200 \times 10^{-6}$  mm. Determine the sensitivity of the LVDT. (4 marks)

- 7. (a) With the aid of a circuit diagram, explain how a H-bridge is used to control a DC motor.

  (8 marks)
  - (b) With the aid of a block schematic diagram, explain how a stepper motor is controlled by a microcontroller through an electronic interface. (6 marks)
  - (c) Draw a flow chart of a program to rotate the motor in (b). (6 marks)
- 8. (a) With the aid of a diagram, explain the operation of a 3-bit flash ADC. (8 marks)
  - (b) Draw a schematic block diagram showing the interconnection of the following devices connected to an 8051 microcontroller system:
    - (i) potentiometer;
    - (ii) LM 35 Temperature sensor;
    - (iii) ADC/DAC;
    - (iv) 8051 microcontroller;
    - (v) amplifier and loudspeaker;
    - (vi) a 4-20 mA output terminal.

(6 marks)

- (c) State:
  - (i) four merits of digital input/outputs in microcontroller based system;

carnot primet

(ii) two components of a SCADA system.

(6 marks)

## Appendix A: Instruction Set of 8051 Microcontroller

Mnemonics, Arranged Alphabetically

PC + 2 $\rightarrow$ (SP); addr11 $\rightarrow$ PC A + (direct) $\rightarrow$ A A + (direct) $\rightarrow$ A A + #data $\rightarrow$ A A + #data $\rightarrow$ A A + (direct) + C $\rightarrow$ A A + (direct) + C $\rightarrow$ A A + (direct) + C $\rightarrow$ A A + (Ri) + C $\rightarrow$ A A + Rn + C $\rightarrow$ A A + Rn + C $\rightarrow$ A A + Rn + C $\rightarrow$ A A AND (direct) $\rightarrow$ A A AND #data $\rightarrow$ A C (direct) AND #data $\rightarrow$ (direct) C AND bit $\rightarrow$ C C AND bit $\rightarrow$ C [A $\rightarrow$ (direct)]: PC + 3 + rel $\rightarrow$ PC [Ri $\rightarrow$ data]: PC + 3 + rel $\rightarrow$ PC [Ri $\rightarrow$ data]: PC + 3 + rel $\rightarrow$ PC C $\rightarrow$ A O $\rightarrow$ bit O $\rightarrow$ C O $\rightarrow$ A	2 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2	2 1 1 1 1 1 1 1 2 1 1 1 1 1 2 2 2 2 2 2	C OV AC C OV AC C OV AC C OV AC C OV AC C OV AC C OV AC
$A + (Ri) \rightarrow A$ $A + \#data \rightarrow A$ $A + Rn \rightarrow A$ $A + (direct) + C \rightarrow A$ $A + (Ri) + C \rightarrow A$ $A + \#data + C \rightarrow A$ $A + \#data + C \rightarrow A$ $A + Rn + C \rightarrow A$ $Addr11 \rightarrow PC$ $A AND (direct) \rightarrow A$ $A AND \#data \rightarrow A$ $A AND \#data \rightarrow A$ $A AND Rn \rightarrow A$ $(direct) AND A \rightarrow (direct)$ $(direct) AND \#data \rightarrow (direct)$ $C AND $bit \rightarrow C$ $C AND $bit \rightarrow C$ $[A < (direct)]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $(Ri) < data]: PC + 3 + rel \rightarrow PC$ $(Ri) < data]: PC + 3 + rel \rightarrow PC$ $(Ri) < data]: PC + 3 + rel \rightarrow PC$ $(Ri) < data]: PC + 3 + rel \rightarrow PC$ $(Ri) < data]: PC + 3 + rel \rightarrow PC$ $(Ri) < data]: PC + 3 + rel \rightarrow PC$ $(Ri) < data]: PC + 3 + rel \rightarrow PC$ $(Ri) < data]: PC + 3 + rel \rightarrow PC$ $(Ri) < data]: PC + 3 + rel \rightarrow PC$ $(Ri) < data]: PC + 3 + rel \rightarrow PC$ $(Ri) < data]: PC + 3 + rel \rightarrow PC$ $(Ri) < data]: PC + 3 + rel \rightarrow PC$ $(Ri) < data]: PC + 3 + rel \rightarrow PC$ $(Ri) < data]: PC + 3 + rel \rightarrow PC$ $(Ri) < data]: PC + 3 + rel \rightarrow PC$ $(Ri) < data]: PC + 3 + rel \rightarrow PC$ $(Ri) < data]: PC + 3 + rel \rightarrow PC$ $(Ri) < data]: PC + 3 + rel \rightarrow PC$ $(Ri) < data]: PC + 3 + rel \rightarrow PC$ $(Ri) < data]: PC + 3 + rel \rightarrow PC$ $(Ri) < data]: PC + 3 + rel \rightarrow PC$ $(Ri) < data]: PC + 3 + rel \rightarrow PC$	1 2 1 2 1 2 2 1 2 2 3 2 2 3 3 3 3 3 3 3	1 1 1 1 1 1 1 2 1 1 1 1 1 2 2 1 1 1 2	C OV AC C OV AC C OV AC C OV AC C OV AC C OV AC C OV AC
$A + \#data \rightarrow A$ $A + Rn \rightarrow A$ $A + (direct) + C \rightarrow A$ $A + (Ri) + C \rightarrow A$ $A + \#data + C \rightarrow A$ $A + Rn + C \rightarrow A$ $Addr11 \rightarrow PC$ $A AND (direct) \rightarrow A$ $A AND (Ri) \rightarrow A$ $A AND (Ri) \rightarrow A$ $A AND Rn \rightarrow A$ $(direct) AND A \rightarrow (direct)$ $(direct) AND \#data \rightarrow (direct)$ $C AND bit \rightarrow C$ $C AND bit \rightarrow C$ $C AND bit \rightarrow C$ $[A < (direct)]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$	2 1 2 1 2 1 2 2 1 2 1 2 2 1 2 3 2 2 3 3 3 3	1 1 1 1 1 1 2 1 1 1 1 1 2 2 2 2 2 2	C OV AC C OV AC C OV AC C OV AC C OV AC C OV AC
$A + Rn \rightarrow A$ $A + (direct) + C \rightarrow A$ $A + (Ri) + C \rightarrow A$ $A + \#data + C \rightarrow A$ $A + Rn + C \rightarrow A$ $Addr11 \rightarrow PC$ $A AND (direct) \rightarrow A$ $A AND (Ri) \rightarrow A$ $A AND (Ri) \rightarrow A$ $A AND Rn \rightarrow A$ $(direct) AND A \rightarrow (direct)$ $(direct) AND \#data \rightarrow (direct)$ $C AND bit \rightarrow C$ $C AND bit \rightarrow C$ $C AND bit \rightarrow C$ $[A < (direct)]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$ $[Ri] < data]: PC + 3 + rel \rightarrow PC$	1 2 1 2 1 2 1 2 2 1 2 3 2 2 3 3 3 3 3 3	1 1 1 1 2 2 2 2 2 2	C OV AC C OV AC C OV AC C OV AC C OV AC C OV AC
$A + (direct) + C \rightarrow A$ $A + (Ri) + C \rightarrow A$ $A + \#data + C \rightarrow A$ $A + Rn + C$	2 1 2 1 2 2 1 2 1 2 3 2 2 3 3 3 3	1 1 1 1 2 2 2 2 2 2	C OV AC C OV AC C OV AC C OV AC
$A + (Ri) + C \rightarrow A$ $A + \#data + C \rightarrow A$ $A + Rn + C \rightarrow A$ $A + Rn + C \rightarrow A$ $Addr11 \rightarrow PC$ $A AND (direct) \rightarrow A$ $A AND (Ri) \rightarrow A$ $A AND \#data \rightarrow A$ $A AND Rn \rightarrow A$ $(direct) AND A \rightarrow (direct)$ $(direct) AND \#data \rightarrow (direct)$ $C AND bit \rightarrow C$ $C AND bit \rightarrow C$ $[A \Leftrightarrow (direct)]: PC + 3 + rel \rightarrow PC$ $[A \Leftrightarrow (data]: PC + 3 + rel \rightarrow PC$ $[Rn \Leftrightarrow data]: PC + 3 + rel \rightarrow PC$ $[Rn \Leftrightarrow data]: PC + 3 + rel \rightarrow PC$ $0 \rightarrow A$ $0 \rightarrow bit$ $0 \rightarrow C$	1 2 1 2 2 1 2 2 3 3 2 2 3 3 3 3 3 3 3 3	1 1 1 1 2 2 2 2 2 2	C OV AC C OV AC C OV AC
A + #data + C → A A + Rn + C → A Addr11 → PC A AND (direct) → A A AND (Ri) → A A AND #data → A A AND Rn → A (direct) AND A → (direct) (direct) AND bit → C C AND bit → C C AND bit → C [A $\Leftrightarrow$ (direct)]: PC + 3 + rel → PC [A $\Leftrightarrow$ data]: PC + 3 + rel → PC [Rn $\Leftrightarrow$ data]: PC + 3 + rel → PC [Rn $\Leftrightarrow$ data]: PC + 3 + rel → PC O → A O → bit O → C	2 1 2 2 1 2 1 2 3 2 2 3 3 3 3	1 1 1 1 2 2 2 2 2 2	C OV AC
$A + Rn + C \rightarrow A$ $Addr11 \rightarrow PC$ $A AND (direct) \rightarrow A$ $A AND (Ri) \rightarrow A$ $A AND # data \rightarrow A$ $A AND Rn \rightarrow A$ $(direct) AND A \rightarrow (direct)$ $(direct) AND # data \rightarrow (direct)$ $C AND # bit \rightarrow C$ $C AND # bit \rightarrow C$ $C AND # bit \rightarrow C$ $[A \Leftrightarrow (direct)]: PC + 3 + rel \rightarrow PC$ $[A \Leftrightarrow data]: PC + 3 + rel \rightarrow PC$ $[Ri) \Leftrightarrow data]: PC + 3 + rel \rightarrow PC$ $[Rn \Leftrightarrow data]: PC + 3 + rel \rightarrow PC$ $[Rn \Leftrightarrow data]: PC + 3 + rel \rightarrow PC$ $0 \rightarrow A$ $0 \rightarrow bit$ $0 \rightarrow C$	1 2 2 1 2 1 2 3 2 2 2 3 3 3 3 3 3 3 3 4 3 3 4 3 4 4 4 4	1 1 1 1 2 2 2 2 2 2	C OV AC
Addr11 $\rightarrow$ PC  A AND (direct) $\rightarrow$ A  A AND (Ri) $\rightarrow$ A  A AND #data $\rightarrow$ A  A AND Rn $\rightarrow$ A  (direct) AND A $\rightarrow$ (direct) (direct) AND bit $\rightarrow$ C  C AND bit $\rightarrow$ C  [A $<$ (direct)]: PC + 3 + rel $\rightarrow$ PC  [Ri) $<$ data]: PC + 3 + rel $\rightarrow$ PC  [Ri) $<$ data]: PC + 3 + rel $\rightarrow$ PC  [Ri) $<$ data]: PC + 3 + rel $\rightarrow$ PC  0 $\rightarrow$ A  0 $\rightarrow$ bit 0 $\rightarrow$ C	2 2 1 2 1 2 3 2 2 2 3 3 3 3	1 1 1 1 2 2 2 2 2 2	CCCC
A AND (direct) $\rightarrow$ A A AND (Ri) $\rightarrow$ A A AND #data $\rightarrow$ A A AND Rn $\rightarrow$ A (direct) AND A $\rightarrow$ (direct) (direct) AND #data $\rightarrow$ (direct) C AND bit $\rightarrow$ C C AND bit $\rightarrow$ C [A $<$ (direct)]: PC + 3 + rel $\rightarrow$ PC [A $<$ data]: PC + 3 + rel $\rightarrow$ PC [Rn $<$ data]: PC + 3 + rel $\rightarrow$ PC 0 $\rightarrow$ A 0 $\rightarrow$ bit 0 $\rightarrow$ C	2 1 2 1 2 3 2 2 2 3 3 3	1 1 1 1 2 2 2 2 2 2	CC
AAND (Ri) $\rightarrow$ A AAND #data $\rightarrow$ A AAND Rn $\rightarrow$ A (direct) AND A $\rightarrow$ (direct) (direct) AND #data $\rightarrow$ (direct) C AND bit $\rightarrow$ C C AND bit $\rightarrow$ C [A $<$ (direct)]: PC + 3 + rel $\rightarrow$ PC [A $<$ data]: PC + 3 + rel $\rightarrow$ PC [Ri $<$ data]: PC + 3 + rel $\rightarrow$ PC [Rn $<$ data]: PC + 3 + rel $\rightarrow$ PC 0 $\rightarrow$ A 0 $\rightarrow$ bit 0 $\rightarrow$ C	1 2 1 2 3 2 2 2 3 3 3 3 3 3 3 4 3	2 2 2 2 2	CC
A AND #data $\rightarrow$ A A AND Rn $\rightarrow$ A (direct) AND A $\rightarrow$ (direct) (direct) AND #data $\rightarrow$ (direct) C AND bit $\rightarrow$ C C AND bit $\rightarrow$ C [A $<$ (direct)]: PC + 3 + rel $\rightarrow$ PC [A $<$ data]: PC + 3 + rel $\rightarrow$ PC [Rn $<$ data]: PC + 3 + rel $\rightarrow$ PC 0 $\rightarrow$ A 0 $\rightarrow$ bit 0 $\rightarrow$ C	2 1 2 3 2 2 2 3 3 3	2 2 2 2 2	CC
A AND Rn → A (direct) AND A → (direct) (direct) AND #data → (direct) C AND bit → C C AND bit → C [A $<$ (direct)]: PC + 3 + rel → PC [A $<$ data]: PC + 3 + rel → PC [(Ri) $<$ data]: PC + 3 + rel → PC [Rn $<$ data]: PC + 3 + rel → PC 0 → A 0 → bit 0 → C	1 2 3 2 2 2 3 3 3	2 2 2 2 2	CC
$ \begin{array}{l} (\text{direct}) \; AND \; A \to (\text{direct}) \\ (\text{direct}) \; AND \; \# data \to (direct) \\ C \; AND \; bit \to C \\ C \; AND \; bit \to C \\ [A \Leftrightarrow (direct)] : \; PC \; + \; 3 \; + \; rel \to PC \\ [A \Leftrightarrow data] : \; PC \; + \; 3 \; + \; rel \to PC \\ [(Ri) \Leftrightarrow data] : \; PC \; + \; 3 \; + \; rel \to PC \\ [Rn \Leftrightarrow data] : \; PC \; + \; 3 \; + \; rel \to PC \\ O \to A \\ O \to bit \\ O \to C \\ \end{array} $	2 3 2 2 3 3 3	2 2 2 2	CC
$\begin{array}{l} (\text{direct}) \text{ AND } \#\text{data} \rightarrow (\text{direct}) \\ \text{C AND } \text{bit} \rightarrow \text{C} \\ \text{C AND } \text{bit} \rightarrow \text{C} \\ \text{[A $<'$ (\text{direct})]: PC + 3 + rel} \rightarrow \text{PC} \\ \text{[A $<'$ data]: PC + 3 + rel} \rightarrow \text{PC} \\ \text{[(Ri) $<'$ data]: PC + 3 + rel} \rightarrow \text{PC} \\ \text{[Rn $<'$ data]: PC + 3 + rel} \rightarrow \text{PC} \\ \text{O} \rightarrow \text{A} \\ \text{O} \rightarrow \text{bit} \\ \text{O} \rightarrow \text{C} \\ \end{array}$	3 2 2 3 3 3 3	2 2 2 2	CC
C AND bit $\rightarrow$ C C AND bit $\rightarrow$ C [A $\Leftrightarrow$ (direct)]: PC + 3 + rel $\rightarrow$ PC [A $\Leftrightarrow$ data]: PC + 3 + rel $\rightarrow$ PC [RI $\Leftrightarrow$ data]: PC + 3 + rel $\rightarrow$ PC [RI $\Leftrightarrow$ data]: PC + 3 + rel $\rightarrow$ PC 0 $\rightarrow$ A 0 $\rightarrow$ bit 0 $\rightarrow$ C	2 2 3 3 3 .3	2 2 2 2	CC
C AND $\overrightarrow{bit} \rightarrow C$ [A $\Leftrightarrow$ (direct)]: PC + 3 + rel $\rightarrow$ PC  [A $\Leftrightarrow$ data]: PC + 3 + rel $\rightarrow$ PC  [(Ri) $\Leftrightarrow$ data]: PC + 3 + rel $\rightarrow$ PC  [Rn $\Leftrightarrow$ data]: PC + 3 + rel $\rightarrow$ PC  0 $\rightarrow$ A  0 $\rightarrow$ bit 0 $\rightarrow$ C	2 3 3 . 3	2 2 2	CC
$[A \Leftrightarrow (direct)]: PC + 3 + rel \rightarrow PC$ $[A \Leftrightarrow data]: PC + 3 + rel \rightarrow PC$ $[(Ri) \Leftrightarrow data]: PC + 3 + rel \rightarrow PC$ $[Rn \Leftrightarrow data]: PC + 3 + rel \rightarrow PC$ $0 \rightarrow A$ $0 \rightarrow bit$ $0 \rightarrow C$	3 3 3	2 2 2	CC
$\begin{split} & [A <> data]: PC + 3 + rel \rightarrow PC \\ & [(Ri) <> data]: PC + 3 + rel \rightarrow PC \\ & [Rn <> data]: PC + 3 + rel \rightarrow PC \\ & 0 \rightarrow A \\ & 0 \rightarrow bit \\ & 0 \rightarrow C \end{split}$	3 3 3	2 2	С
$\begin{split} & [A <> data]: PC + 3 + rel \rightarrow PC \\ & [(Ri) <> data]: PC + 3 + rel \rightarrow PC \\ & [Rn <> data]: PC + 3 + rel \rightarrow PC \\ & 0 \rightarrow A \\ & 0 \rightarrow bit \\ & 0 \rightarrow C \end{split}$	3 . 3 .	2	
[(Ri) <> data]: PC + 3 + rel → PC [Rn <> data]: PC + 3 + rel → PC 0 → A 0 → bit 0 → C	3 .		C
[Rn <> data]: PC + 3 + rel → PC 0 → A 0 → bit 0 → C	3	STATE OF THE PARTY	C
0 → A 0 → bit 0 → C		2	C
0 → bit 0 → C	1	1	
0 → C	2	1000	
	1		0
	1 1		
	2		
	1		•
			Ç
			С
	Committee of the Commit		
	THE PERSON NAMED IN		
	CONTRACTOR OF THE PARTY OF		0 OV
		STATE OF THE PARTY	
	THE RESERVE OF THE PARTY OF THE	2	
	THE RESERVE AND ADDRESS OF THE PARTY OF THE		
	2		
		2	
	1	1	
	1	1	
	3	2	
	THE RESERVE OF THE PARTY OF THE	2	
		2	
	1	2	
	3	2	
	2	2	
	2 .	2	
[A=00]: PC + 2 + rel → PC	2	2	
PC + 3 → (SP); addr16 → PC	3	2	
Addr16 → PC	3	2	
	2	1	
(Ri) → A	1	1	
#data -> A	2	1	
Rn → A	1	1	
A → (direct)	2	1	
(direct) → (direct)	3	2	
(Ri) → (direct)	2	2	
#data → (direct)		2	
Rn → (direct)	2	2	
C → bit		THE RESERVE OF THE PARTY OF THE	C
bit → C		1	
A → (Ri)		1	
(direct) → (Ri)			
	$\begin{array}{l} 0 \rightarrow C \\ \overline{A} \rightarrow A \\ \overline{bit} \rightarrow bit \\ \overline{C} \rightarrow C \\ Abin \rightarrow Adec \\ A-1 \rightarrow A \\ (direct) \rightarrow 1 \rightarrow (direct) \\ (Ri) \rightarrow 1 \rightarrow (Ri) \\ Rn \rightarrow 1 \rightarrow Rn \\ A/B \rightarrow AB \\ [(direct) \rightarrow 1 <> 00]; PC + 3 + rel \rightarrow PC \\ [Rn \rightarrow 1 <> 00]; PC + 2 + rel \rightarrow PC \\ A+1 \rightarrow A \\ (direct) + 1 \rightarrow (direct) \\ DPTR + 1 \rightarrow DPTR \\ (Ri) + 1 \rightarrow (Ri) \\ Rn + 1 \rightarrow Rn \\ [b=1]; PC + 3 + rel \rightarrow PC \\ [b=1]; PC + 3 + rel \rightarrow PC \\ [b=1]; PC + 2 + rel \rightarrow PC \\ [b=0]; PC + 2 + rel \rightarrow PC \\ [A=00$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$