

2507/302
MICROCONTROLLER TECHNOLOGY
Oct./Nov. 2023
Time:3 hours



THE KENYA NATIONAL EXAMINATIONS COUNCIL
DIPLOMA IN AERONAUTICAL ENGINEERING
(AVIONICS OPTION)

MODULE III

MICROCONTROLLER TECHNOLOGY

3 hours

INSTRUCTIONS TO CANDIDATES

You should have the following for this examination:

Answer booklet;

Non-programmable scientific calculator;

Drawing instruments;

Intel 8051 Instruction set.

Answer any FIVE of the EIGHT questions in the answer booklet provided.

Maximum marks for each part of a question are as indicated.

Candidates should answer the questions in English.

This paper consists of 11 printed pages.

Candidates should check the question paper to ascertain that all the pages are printed as indicated and that no questions are missing.

- ✓1. (a) Describe the following Intel 8051 microprocessor registers citing one example in each case.
- (i) special Function Register (SFRs);
 - (ii) R-registers. (6 marks)
- (b) Convert the decimal number 84.25 into:
- (i) binary;
 - (ii) Octal;
 - (iii) hexadecimal. (7 marks)
- (c) Perform the following arithmetic in 2's complement.
- (i) $(-48)_{10} - (23)_{10}$;
 - (ii) $10111.1_2 - 10011.1_2$; (7 marks)

- ✗2. (a) Table 1 shows an Intel 8051 Microcontroller assembly language programme segment.

Table 1

MOV A, #06H MOV P1, A CONT: INC A CJNE A, #03H CONT
--

- (i) State the addressing mode of each instruction.
 - (ii) Draw a trace table for the program execution. (10 marks)
- (b) Distinguish between software and hardware timing methods in microcontrollers. (2 marks)
- (c) Table 2 shows a software time delay program. The program executes in a CPU with 5MHz frequency.
- (i) determine the program execution time.
 - (ii) draw a flowchart for the program execution. (8 marks)

Table 2

Label	Mnemonic	T states
Loop:	MOV A, #20H	7
	DCR A	4
	JNZ Loop	$\frac{10}{7}$
	RET	10

3. (a) Define the following with respect to data logging:
 (i) multiplexer;
 (ii) human machine interface. (2 marks)
- (b) With the aid of a block diagram, describe the components of a multi-channel computer data logging system. (7 marks)
- (c) State three types of programmable logic controller (PLC) counters. (3 marks)
- (d) Figure 1 shows a drinking water filling system.




Fig.1

- LS₁ – limit switch to sense high level in the tank.
 LS₂ – limit switch to sense low level in the tank.
 LS₃ – limit switch to sense bottle below valve V₁
 V₁ – valve to fill liquid in the bottle
 V₂ – Valve to fill liquid in the tank
 M – Motor

The conveyor is driven by motor, M. When a bottle reaches below valve V₁, it is sensed by limit switch LS₃. Valve V₁ open for a duration determined by a timer T₁ to fill up the bottle.

Filling of the tank is controlled by V₂ and limit switches LS₁ and LS₂ will inform about the high levels of the tank.

Draw a ladder diagram program for the process.

(8 marks)

- ✓4. (a) Draw a labelled block diagram of a programmable logic controller architecture. (5 marks)
- (b) (i) Draw a circuit diagram of an OP-Amp based proportional plus derivative (P-D) controller. (7 marks)
(ii) State three merits of P.D controllers.
- (c) Define the following with respect to digital to analog converter (DAC): (2 marks)
(i) Monotonicity;
(ii) Accuracy.
- (d) An 8-bit Digital-to- Analogue converter (DAC) has a step size of 6mV. Determine the: (6 marks)
(i) full scale output voltage;
(ii) percentage resolution.

- * 5. (a) Figure 2 shows an Intel 8051 microcontroller pin diagram.




Fig.2

- (i) State the:
I. Interrupt pins;
II. Timer pins.
- (ii) Identify **three** bus control signals. (7 marks)

- (b) Table 3 shows an Intel 8051 microcontroller delay program. The crystal frequency of the microcontroller is 11.0592 MHz. The frequency of one machine cycle is $\frac{1}{12}$ of the crystal frequency.

Table 3

MOV R3, #100 _D NEXT: MOV A, R3, DJNE R3 NEXT RET
--

Determine the duration of:

- (i) one machine cycle;
(ii) total program execution time. (6 marks)

- (c) An aircraft warning lamp flashes ON and OFF at intervals of 1 sec and 2 secs respectively. The warning lamp is connected to an Intel 8051 microcontroller port 1.0 Write a program to control the flashing of the light. Assume the delay time of 1 seconds and 2 secondss for the programs exists.

(7 marks)

- ✓6. (a) State **four** application of robots in aircraft manufacturing industry. (4 marks)

- (b) Describe the **four** components of a robot. (8 marks)

- (c) (i) Define each of the following with respect to robot motion:

- I. Yaw;
II. pitch.

- (ii) Explain **three** qualities expected of a modern aviation industry robot.

(8 marks)

7. (a) Define each of the following with respect to process control:
- (i) set point;
 - (ii) offset.
- (2 marks)
- (b) With the aid of diagrams, describe the operation of each of the following as used in process control:
- (i) Limit switch;
 - (ii) Solenoid.
- (8 marks)
- (c) With the aid of labelled block diagrams describe each of the following microcontroller processor architecture:
- (i) Princeton;
 - (ii) Harvard.
- (10 marks)
8. (a) Table 4 shows an Intel 8051 microcontroller program segment. Hand code the program to its equivalent machine code. (7 marks)

Table 4

<pre> MOV A, R2 ADD A, #34H DAA MOV R2, A MOV A, R3 ADDC A, #12 H MOV 2C H, A </pre>
--

- (b) A 16 bit microcontroller has 24 bit address lines. Determine the:
- (i) Size of the maximum addressable memory that can be connected to the processor;
 - (ii) Word size.
- (4 marks)
- (c) With the aid of a schematic diagram, explain the operation of a Dual-slope. Integration analogue to digital converter. (9 marks)

Appendix A: Instruction Set of 8051 Microcontroller

Mnemonics, Arranged Alphabetically

MNEMONIC	DESCRIPTION	BYTES	CYCLES	FLAGS
ACALL addr11	PC + 2 → (SP); addr11 → PC	2	2	
ADD A, direct	A + (direct) → A	2	1	C OV AC
ADD A, @Ri	A + (Ri) → A	1	1	C OV AC
ADD A, #data	A + #data → A	2	1	C OV AC
ADD A, Rn	A + Rn → A	1	1	C OV AC
ADDC A, direct	A + (direct) + C → A	2	1	C OV AC
ADDC A, @Ri	A + (Ri) + C → A	1	1	C OV AC
ADDC A, #data	A + #data + C → A	2	1	C OV AC
ADDC A, Rn	A + Rn + C → A	1	1	C OV AC
AJMP addr11	Addr11 → PC	2	2	
ANL A, direct	A AND (direct) → A	2	1	
ANL A, @Ri	A AND (Ri) → A	1	1	
ANL A, #data	A AND #data → A	2	1	
ANL A, Rn	A AND Rn → A	1	1	
ANL direct, A	(direct) AND A → (direct)	2	1	
ANL direct, #data	(direct) AND #data → (direct)	3	2	
ANL C, bit	C AND bit → C	2	2	C
ANL C, bit	C AND bit → C	2	2	C
CJNE A, direct, rel	[A <> (direct)]: PC + 3 + rel → PC	3	2	C
CJNE A, #data, rel	[A <> data]: PC + 3 + rel → PC	3	2	C
CJNE @Ri, #data, rel	[(Ri) <> data]: PC + 3 + rel → PC	3	2	C
CJNE Rn, #data, rel	[Rn <> data]: PC + 3 + rel → PC	3	2	C
CLR A	0 → A	1	1	
CLR bit	0 → bit	2	1	
CLR C	0 → C	1	1	0
CPL A	\bar{A} → A	1	1	
CPL bit	$\bar{\text{bit}}$ → bit	2	1	
CPL C	\bar{C} → C	1	1	C
DA A	A bin → A dec	1	1	C
DEC A	A - 1 → A	1	1	
DEC direct	(direct) - 1 → (direct)	2	1	
DEC @Ri	(Ri) - 1 → (Ri)	1	1	
DEC Rn	Rn - 1 → Rn	1	1	
DIV AB	A/B → AB	1	4	0 OV
DJNZ direct, rel	[(direct) - 1 <> 00]: PC + 3 + rel → PC	3	2	
DJNZ Rn, rel	[Rn - 1 <> 00]: PC + 2 + rel → PC	2	2	
INC A	A + 1 → A	1	1	
INC direct	(direct) + 1 → (direct)	2	1	
INC DPTR	DPTR + 1 → DPTR	1	2	
INC @Ri	(Ri) + 1 → (Ri)	1	1	
INC Rn	Rn + 1 → Rn	1	1	
JB bit, rel	[b=1]: PC + 3 + rel → PC	3	2	
JBC bit, rel	[b=1]: PC + 3 + rel → PC; 0 → bit	3	2	
JC rel	[C=1]: PC + 2 + rel → PC	2	2	
JMP @A + DPTR	DPTR + A → PC	1	2	
JNB bit, rel	[b=0]: PC + 3 + rel → PC	3	2	
JNC rel	[C=0]: PC + 2 + rel → PC	2	2	
JNZ rel	[A > 00]: PC + 2 + rel → PC	2	2	
JZ rel	[A = 00]: PC + 2 + rel → PC	2	2	
LCALL addr16	PC + 3 → (SP); addr16 → PC	3	2	
LJMP addr16	Addr16 → PC	3	2	
MOV A, direct	(direct) → A	2	1	
MOV A, @Ri	(Ri) → A	1	1	
MOV A, #data	#data → A	2	1	
MOV A, Rn	Rn → A	1	1	
MOV direct, A	A → (direct)	2	1	
MOV direct, direct	(direct) → (direct)	3	2	
MOV direct, @Ri	(Ri) → (direct)	2	2	
MOV direct, #data	#data → (direct)	3	2	
MOV direct, Rn	Rn → (direct)	2	2	
MOV bit, C	C → bit	2	2	C
MOV C, bit	bit → C	2	1	
MOV @Ri, A	A → (Ri)	1	1	
MOV @Ri, direct	(direct) → (Ri)	2	2	

MNEMONIC	DESCRIPTION	BYTES	CYCLES	FLAGS
MOV Rn, #data	#data → Rn	2	1	
MOVC A, @A+DPTR	(A+DPTR) → A	1	2	
MOVC A, @A+PC	(A+PC) → A	1	2	
MOVX A, @DPTR	(DPTR) ^A → A	1	2	
MOVX A, @Ri	(Ri) ^A → A	1	2	
MOVX @DPTR, A	A → (DPTR) ^A	1	2	
MOVX @Ri, A	A → (Ri) ^A	1	1	
NOP	PC + 1 → PC	1	4	0 OV
MUL AB	A × B → AB	2	1	
ORL A, direct	A OR (direct) → A	1	1	
ORL A, @Ri	A OR (Ri) → A	2	1	
ORL A, #data	A OR #data → A	1	1	
ORL A, Rn	A OR Rn → A	2	1	
ORL direct, A	(direct) OR A → (direct)	3	2	
ORL direct, #data	(direct) OR #data → (direct)	2	2	C
ORL C, bit	C OR bit → C	2	2	C
ORL C, bit	C OR bit → C	2	2	
POP direct	(SP) → (direct)	2	2	
PUSH direct	(direct) → (SP)	1	2	
RET	(SP) → PC	1	2	
RETI	(SP) → PC; EI	1	1	
RL A	A0 ← A7 ← A6... ← A1 ← A0	1	1	C
RLC A	C ← A7 ← A6... ← A0 ← C	1	1	
RR A	A0 → A7 → A6... → A1 → A0	1	1	C
RRC A	C → A7 → A6... → A0 → C	2	1	
SETB bit	1 → bit	1	1	1
SETB C	1 → C	2	2	
SJMP rel	PC + 2 + rel → PC	2	1	C OV AC
SUBB A, direct	A - (direct) - C → A	1	1	C OV AC
SUBB A, @Ri	A - (Ri) - C → A	2	1	C OV AC
SUBB A, #data	A - #data - C → A	1	1	C OV AC
SUBB A, Rn	A - Rn - C → A	1	1	
SWAP A	Alsn ↔ Amsn	2	1	
XCH A, direct	A ↔ (direct)	1	1	
XCH A, @Ri	A ↔ (Ri)	1	1	
XCH A, Rn	A ↔ Rn	1	1	
XCHD A, @Ri	Alsn ↔ (Ri)lsn	2	1	
XRL A, direct	A XOR (direct) → A	1	1	
XRL A, @Ri	A XOR (Ri) → A	2	1	
XRL A, #data	A XOR #data → A	1	1	
XRL A, Rn	A XOR Rn → A	2	1	
XRL direct, A	(direct) XOR A → (direct)	3	2	
XRL direct, #data	(direct) XOR #data → (direct)			

ACRONYMS

- addr11 Page address of 11 bits, which is in the same 2K page as the address of the following instruction.
- addr16 Address for any location in the 64K memory space.
- bit The address of a bit in the internal RAM bit address area or a bit in an SFR.
- C The carry flag.
- #data An 8-bit binary number from 00 to FFh.
- #data16 A 16-bit binary number from 0000 to FFFFh.
- direct An internal RAM address or an SFR byte address.
- lsn Least significant nibble.
- msn Most significant nibble.
- rel Number that is added to the address of the next instruction to form an address +127d to -128d from the address of the next instruction.
- Rn Any of registers R0 to R7 of the current register bank.
- @Ri Indirect address using the contents of R0 or R1.
- [] IF the condition inside the brackets is *true*, THEN the action listed will occur; ELSE go to the next instruction.
- ^A EXTERNAL memory location.
- () Contents of the location inside the parentheses.

Note that flags affected each instruction are shown where appropriate; any operations which affect the PSW address may also affect the flags.

Hex Code	Number of Bytes	Mnemonic	Operands
00	1	NOP	
01	2	AJMP	code addr
02	3	LJMP	code addr
03	1	RR	A
04	1	INC	A
05	2	INC	data addr
06	1	INC	@R0
07	1	INC	@R1
08	1	INC	R0
09	1	INC	R1
0A	1	INC	R2
0B	1	INC	R3
0C	1	INC	R4
0D	1	INC	R5
0E	1	INC	R6
0F	1	INC	R7
10	3	JBC	bit addr, code addr
11	2	ACALL	code addr
12	3	LCALL	code addr
13	1	RRC	A
14	1	DEC	A
15	2	DEC	data addr
16	1	DEC	@R0
17	1	DEC	@R1
18	1	DEC	R0
19	1	DEC	R1
1A	1	DEC	R2
1B	1	DEC	R3
1C	1	DEC	R4
1D	1	DEC	R5
1E	1	DEC	R6
1F	1	DEC	R7
20	3	JB	bit addr, code addr
21	2	AJMP	code addr
22	1	RET	
23	1	RL	A
24	2	ADD	A,#data
25	2	ADD	A,data addr
26	1	ADD	A,@R0
27	1	ADD	A,@R1
28	1	ADD	A,R0
29	1	ADD	A,R1
2A	1	ADD	A,R2
2B	1	ADD	A,R3
2C	1	ADD	A,R4
2D	1	ADD	A,R5
2E	1	ADD	A,R6

2F	1	ADD	A,R7
30	3	JNB	bit addr, code addr
31	2	ACALL	code addr
32	1	RETI	
33	1	RLC	A
34	2	ADDC	A,#data
35	2	ADDC	A,data addr
36	1	ADDC	A,@R0
37	1	ADDC	A,@R1
38	1	ADDC	A,R0
39	1	ADDC	A,R1
3A	1	ADDC	A,R2
3B	1	ADDC	A,R3
3C	1	ADDC	A,R4
3D	1	ADDC	A,R5
3E	1	ADDC	A,R6
3F	1	ADDC	A,R7
40	2	JC	code addr
41	2	AJMP	code addr
42	2	ORL	data addr,A
43	3	ORL	data addr,#data
44	2	ORL	A,#data
45	2	ORL	A,data addr
46	1	ORL	A,@R0
47	1	ORL	A,@R1
48	1	ORL	A,R0
49	1	ORL	A,R1
4A	1	ORL	A,R2
4B	1	ORL	A,R3
4C	1	ORL	A,R4
4D	1	ORL	A,R5
4E	1	ORL	A,R6
4F	1	ORL	A,R7
50	2	JNC	code addr
51	2	ACALL	code addr
52	2	ANL	data addr,A
53	3	ANL	data addr,#data
54	2	ANL	A,#data
55	2	ANL	A,data addr
56	1	ANL	A,@R0
57	1	ANL	A,@R1
58	1	ANL	A,R0
59	1	ANL	A,R1
5A	1	ANL	A,R2
5B	1	ANL	A,R3
5C	1	ANL	A,R4
5D	1	ANL	A,R5
5E	1	ANL	A,R6
5F	1	ANL	A,R7
60	2	JZ	code addr
61	2	AJMP	code addr

8051 OpCodes en Hexadecinal.

62	2	XRL	data addr,A
63	3	XRL	data addr,#data
64	2	XRL	A,#data
65	2	XRL	A,data addr
66	1	XRL	A,@R0
67	1	XRL	A,@R1
68	1	XRL	A,R0
69	1	XRL	A,R1
6A	1	XRL	A,R2
6B	1	XRL	A,R3
6C	1	XRL	A,R4
6D	1	XRL	A,R5
6E	1	XRL	A,R6
6F	1	XRL	A,R7
70	2	JNZ	code addr
71	2	ACALL	code addr
72	2	ORL	C,bit addr
73	1	JMP	@A+DPTR
74	2	MOV	A,#data
75	3	MOV	data addr,#data
76	2	MOV	@R0,#data
77	2	MOV	@R1,#data
78	2	MOV	R0,#data
79	2	MOV	R1,#data
7A	2	MOV	R2,#data
7B	2	MOV	R3,#data
7C	2	MOV	R4,#data
7D	2	MOV	R5,#data
7E	2	MOV	R6,#data
7F	2	MOV	R7,#data
80	2	SJMP	code addr
81	2	AJMP	code addr
82	2	ANL	C,bit addr
83	1	MOVC	A,@A+PC
84	1	DIV	AB
85	3	MOV	data addr, data addr
86	2	MOV	data addr,@R0
87	2	MOV	data addr,@R1
88	2	MOV	data addr,R0
89	2	MOV	data addr,R1
8A	2	MOV	data addr,R2
8B	2	MOV	data addr,R3
8C	2	MOV	data addr,R4
8D	2	MOV	data addr,R5
8E	2	MOV	data addr,R6
8F	2	MOV	data addr,R7
90	3	MOV	DPTR,#data
91	2	ACALL	code addr
92	2	MOV	bit addr,C
93	1	MOVC	A,@A+DPTR
94	2	SUBB	A,#data

95	2	SUBB	A,data addr
96	1	SUBB	A,@R0
97	1	SUBB	A,@R1
98	1	SUBB	A,R0
99	1	SUBB	A,R1
9A	1	SUBB	A,R2
9B	1	SUBB	A,R3
9C	1	SUBB	A,R4
9D	1	SUBB	A,R5
9E	1	SUBB	A,R6
9F	1	SUBB	A,R7
A0	2	ORL	C,/bit addr
A1	2	AJMP	code addr
A2	2	MOV	C,bit addr
A3	1	INC	DPTR
A4	1	MUL	AB
A5		reserved	
A6	2	MOV	@R0,data addr
A7	2	MOV	@R1,data addr
A8	2	MOV	R0,data addr
A9	2	MOV	R1,data addr
AA	2	MOV	R2,data addr
AB	2	MOV	R3,data addr
AC	2	MOV	R4,data addr
AD	2	MOV	R5,data addr
AE	2	MOV	R6,data addr
AF	2	MOV	R7,data addr
B0	2	ANL	C,/bit addr
B1	2	ACALL	code addr
B2	2	CPL	bit addr
B3	1	CPL	C
B4	3	CJNE	A,#data,code addr
B5	3	CJNE	A,data addr,code addr
B6	3	CJNE	@R0,#data,code addr
B7	3	CJNE	@R1,#data,code addr
B8	3	CJNE	R0,#data,code addr
B9	3	CJNE	R1,#data,code addr
BA	3	CJNE	R2,#data,code addr
BB	3	CJNE	R3,#data,code addr
BC	3	CJNE	R4,#data,code addr
BD	3	CJNE	R5,#data,code addr
BE	3	CJNE	R6,#data,code addr
BF	3	CJNE	R7,#data,code addr
C0	2	PUSH	data addr
C1	2	AJMP	code addr
C2	2	CLR	bit addr
C3	1	CLR	C
C4	1	SWAP	A
C5	2	XCH	A,data addr
C6	1	XCH	A,@R0
C7	1	XCH	A,@R1

8051 OpCodes en Hexadecimal.

C8	1	XCH	A,R0
C9	1	XCH	A,R1
CA	1	XCH	A,R2
CB	1	XCH	A,R3
CC	1	XCH	A,R4
CD	1	XCH	A,R5
CE	1	XCH	A,R6
CF	1	XCH	A,R7
D0	2	POP	data addr
D1	2	ACALL	code addr
D2	2	SETB	bit addr
D3	1	SETB	C
D4	1	DA	A
D5	3	DJNZ	data addr,code addr
D6	1	XCHD	A,@R0
D7	1	XCHD	A,@R1
D8	2	DJNZ	R0,code addr
D9	2	DJNZ	R1,code addr
DA	2	DJNZ	R2,code addr
DB	2	DJNZ	R3,code addr
DC	2	DJNZ	R4,code addr
DD	2	DJNZ	R5,code addr
DE	2	DJNZ	R6,code addr
DF	2	DJNZ	R7,code addr
E0	1	MOVX	A,@DPTR
E1	2	AJMP	code addr
E2	1	MOVX	A,@R0
E3	1	MOVX	A,@R1
E4	1	CLR	A
E5	2	MOV	A,data addr
E6	1	MOV	A,@R0
E7	1	MOV	A,@R1
E8	1	MOV	A,R0
E9	1	MOV	A,R1
EA	1	MOV	A,R2
EB	1	MOV	A,R3
EC	1	MOV	A,R4
ED	1	MOV	A,R5
EE	1	MOV	A,R6
EF	1	MOV	A,R7
F0	1	MOVX	@DPTR,A
F1	2	ACALL	code addr
F2	1	MOVX	@R0,A
F3	1	MOVX	@R1,A
F4	1	CPL	A
F5	2	MOV	data addr,A
F6	1	MOV	@R0,A
F7	1	MOV	@R1,A
F8	1	MOV	R0,A
F9	1	MOV	R1,A
FA	1	MOV	R2,A

FB	1	MOV	R3,A
FC	1	MOV	R4,A
FD	1	MOV	R5,A
FE	1	MOV	R6,A
FF	1	MOV	R7,A

Instruction Opcodes in Hexadecimal Order

8051 OpCodes en Hexadecimal.

THIS IS THE LAST PRINTED PAGE.